<?xml version="1.0" encoding="UTF-8"?>
<!-- generator="FeedCreator 1.8" -->
<?xml-stylesheet href="https://wiki.pushmindstack.com/lib/exe/css.php?s=feed" type="text/css"?>
<rss version="2.0">
    <channel xmlns:g="http://base.google.com/ns/1.0">
        <title>PushMindStack - arch:arm:a</title>
        <description></description>
        <link>https://wiki.pushmindstack.com/</link>
        <lastBuildDate>Wed, 15 Apr 2026 22:13:28 +0000</lastBuildDate>
        <generator>FeedCreator 1.8</generator>
        <image>
            <url>https://wiki.pushmindstack.com/_media/wiki/dokuwiki.svg</url>
            <title>PushMindStack</title>
            <link>https://wiki.pushmindstack.com/</link>
        </image>
        <item>
            <title>Which Registers Should be Used When Coding ARM A64 ASM?</title>
            <link>https://wiki.pushmindstack.com/arch/arm/a/a64-pcs</link>
            <description>Which Registers Should be Used When Coding ARM A64 ASM?

When writing a driver for ARM A64 CPU, we need to write some ASM functions that are then used by C. In this case, we may need to use some general-purpose registers to implement logic functions. So, which general-purpose registers are preferred?</description>
            <author>anonymous@undisclosed.example.com (Anonymous)</author>
            <pubDate>Sun, 05 Jan 2025 08:20:12 +0000</pubDate>
        </item>
        <item>
            <title>A64 Instruction</title>
            <link>https://wiki.pushmindstack.com/arch/arm/a/instruction</link>
            <description>A64 Instruction



Qucik Search Table
 Instruction               Ext                                                                                                                Feature                 Description</description>
            <author>anonymous@undisclosed.example.com (Anonymous)</author>
            <pubDate>Sun, 14 Jan 2024 15:28:55 +0000</pubDate>
        </item>
        <item>
            <title>ARMv8 Synchronization Model</title>
            <link>https://wiki.pushmindstack.com/arch/arm/a/mem_sync_model</link>
            <description>ARMv8 Synchronization Model

ARMv8 designs a synchronization model to provide non-blocking synchronization.
This model includes the following key elements:

	*  Load-Exclusive / Store-Exclusive  instruction pair and Clear-Exclusive instruction.
	*  Memory block accessed by the above instruction pair.</description>
            <author>anonymous@undisclosed.example.com (Anonymous)</author>
            <pubDate>Sun, 12 May 2024 14:51:54 +0000</pubDate>
        </item>
        <item>
            <title>WFE/SEV</title>
            <link>https://wiki.pushmindstack.com/arch/arm/a/wfe_sev</link>
            <description>WFE/SEV

	*  These instructions are used to implement the following mechanisms for power saving (Put a PE into low-power state that is IMPLEMENTATION DEFINED).
		*  Wait for event (WFE/WFET, SEV/SEVL)

	*  The working mechanism of WFE/WFET, SEV/SEVL is based on the</description>
            <author>anonymous@undisclosed.example.com (Anonymous)</author>
            <pubDate>Thu, 11 Jan 2024 15:46:59 +0000</pubDate>
        </item>
    </channel>
</rss>
