====== ARM ======
<WRAP box round>
[[https://www.arm.com/|{{:meta:tag:media:img:20230706-143902.png |}}]]
The Arm architecture is a **Reduced Instruction Set Computer (RISC)** architecture with the following RISC architecture features:
  * A large __uniform register file__.
  * A __load/store__ architecture, where data-processing operations only operate on register contents, not directly on memory contents.
  * __Simple addressing modes__, with all load/store addresses determined from register contents and instruction fields only.
The Arm architecture supports implementations across a __wide range of performance points__. Implementation __size__, __performance__, and very __low power consumption__ are key attributes of the Arm architecture.
</WRAP>

{{template>meta:template:taglist#blogtng|tag=ARM}}